Analog Design Engineer for PLL/Adaptive Clocking
Welcome to AMD, a leading global provider of innovative computing and graphics solutions! We are seeking a highly skilled Analog Design Engineer to join our team and play a key role in the development of our advanced PLL/Adaptive Clocking technology. In this role, you will have the opportunity to work with cutting-edge technology and collaborate with a team of talented engineers to design, develop, and validate complex analog circuits for our next generation products. If you have a passion for pushing the boundaries of technology and a strong background in analog design, we invite you to apply and be a part of our dynamic and fast-paced environment. Join us and help shape the future of computing!
- Design, develop, and validate complex analog circuits for advanced PLL/Adaptive Clocking technology.
- Collaborate with a team of engineers to ensure seamless integration of analog circuits into next generation products.
- Work closely with cross-functional teams to understand product requirements and translate them into effective analog design solutions.
- Utilize your expertise in analog design to push the boundaries of technology and drive innovation within the company.
- Perform thorough testing and analysis of analog circuits to ensure high quality and reliability of products.
- Stay up-to-date with industry trends and advancements in analog design to continuously improve and enhance our products.
- Proactively identify and troubleshoot any issues or challenges in analog circuit design and propose effective solutions.
- Document and communicate design specifications and progress updates to team members and stakeholders.
- Adhere to project timelines and deliver high-quality designs within set deadlines.
- Contribute to the overall success of the team by sharing knowledge, providing guidance, and collaborating on projects.
In-Depth Knowledge And Experience With Analog Circuit Design Principles, Specifically In The Area Of Phase-Locked Loops (Plls) And Adaptive Clocking.
Proficiency In Using Industry-Standard Design Tools Such As Cadence, Synopsys, And Mentor Graphics To Design And Simulate Analog Circuits.
Strong Understanding Of Semiconductor Device Physics And Their Impact On Analog Circuit Performance.
Experience With Designing And Validating High-Speed Analog Circuits For Integrated Circuits, Preferably In The Field Of Microprocessors Or Graphics Processing Units.
Familiarity With Industry Standards And Protocols For High-Speed Data Communication, Such As Pci Express, Usb, And Ethernet, And Their Requirements For Clocking And Timing.
Low power design
Circuit Design
Noise analysis
Signal Integrity
Analog layout
Analog Simulation
High Speed Interfaces
Pll Design
Frequency Synthesis
Clocking Techniques
Phase Noise
Communication
Conflict Resolution
Emotional Intelligence
Leadership
Time management
creativity
Organization
Teamwork
Adaptability
Problem-Solving
According to JobzMall, the average salary range for a Analog Design Engineer for PLL/Adaptive Clocking in San Diego, CA, USA is $120,000 - $150,000 per year. This range can vary depending on the specific company, years of experience, and education level. Some companies may offer bonuses and other benefits in addition to base salary.
Apply with Video Cover Letter Add a warm greeting to your application and stand out!
Advanced Micro Devices, Inc. is an American multinational semiconductor company based in Santa Clara, California that develops computer processors and related technologies for business and consumer markets..
Get interviewed today!
JobzMall is the world‘ s largest video talent marketplace.It‘s ultrafast, fun, and human.
Get Started